SELSE 2009 - Call for Papers

CALL FOR PAPERS

Scope -- Submissions -- Key Dates -- Committees

Scope

The growing complexity and shrinking geometries of modern device technologies are making high-density, low-voltage devices increasingly susceptible to influences from electrical noise, process variation, and natural radiation interference. System-level effects of these errors can be far reaching. Growing concern about intermittent errors, unstable storage cells, and the effects of aging are influencing system design. This workshop provides a forum for discussing current research and practice in system-level error management. Participants from industry and academia explore both current technologies and future research direction (including nanotechnology). We are interested in soliciting papers that cover system-level effects of errors from a variety of perspectives: architectural, logical and circuit-level, and semiconductor processes. Case studies are also solicited.

Key areas of interest are (but not limited to):

Technology trends and the impact on error rates.
New error mitigation techniques.
Characterizing the overhead and design complexity of error mitigation techniques.
Case studies describing the engineering tradeoffs necessary to decide what mitigation technique to apply.
Experimental data.
System-level models: derating factors and validation of error models.
Error handling protocols (higher-level protocols for robust system design).

Submissions

top

Authors may submit extended abstracts for paper presentation, poster presentation, or either format. The extended abstracts for accepted posters are included in the workshop proceedings.Authors are requested to submit their extended abstracts for review before December 20, 2008.

Additional information and guidelines for submission are available at www.selse.org. Submissions should be PDF or Microsoft Word files that do not exceed four printed pages. Customary terms for copyright agreement and non-confidentiality will apply. Authors will be notified of paper outcome by February 11, 2009. Camera-ready formatted papers, up to six pages in length, are due on March 11, 2009.

Key Dates

top

Submission deadline: December 20, 2008
Notification of acceptance: February 11, 2009
Final copy deadline: March 11, 2009

Committees

top

Organizing Committee

General Chair
Alan Wood, Sun

Program Chairs
Allan Silburt, Cisco
Adrian Evans, Cisco
Jim Tschanz, Intel

Past Chairs
Wendy Bartlett, HP
Babak Falsafi, CMU

Finance Chair
Vikas Chandra, ARM

Publications Chair
Norbert Seifert, Intel

Web Publicity Chair
Jeff Wilkinson, Medtronic

Publicity Chair
Vivian Zhu, TI

Local Arrangements Chair
Subashish Mitra, Stanford

For more information, visit us on the web at: http://www.selse.org

The 2009 IEEE Workshop on Silicon Errors in Logic - System Effects (SELSE2009 ) is sponsored by the Institute of Electrical and Electronics Engineers (IEEE) Computer Society's Test Technology Technical Council (TTTC) and the IEEE Computer Society Design Automation Technical Committee.